Here we benchmark different photonic interconnect technology options and contrast them to hybridization assuming plasmonics (photonics) for active (passive) elements, respectively. Our results show superior latency and power consumption performance for hybridization.
Introduction
As feature sizes scale-down, power consumed due to on-chip communications as compared to computations will dramatically grow [1, 2] ; likewise, the available bandwidth per compute operation (e.g. Mbps/FLOPS) will continue to drop [3] . This demand requires novel interconnect technology over classical electronic links, particular in terms of latency and power consumption. Photonic interconnects are able to provide higher bandwidth and data rates than electrical interconnects due to the parallelism of bosons such as exploited in Wavelength Division Multiplexing (WDM). In particular the low optical attenuation of photonics enable chip-size communications without significant power loss. Active optoelectronic devices based on pure photonics elements, however, often rely on technology options that require a significant amount of tuning power. For instance, Batten et al. estimated that about 40% of the total consumption accounts for tuning the electro-optic modulator, a value that is expected to increase further at lower link utilizations [4, 5] . Moreover, the sensitive ring-based modulator based on high quality (Q) factor microrings is photon lifetime limited and bandwidth limited and requires heating for tunability, thus challenging dense integration. The physical reason for the large required footprints and high power consumption of active photonic devices stems from the large difference of the dipole momentum between the electronic wave function and a telecom photon. This leads to weak light-matter-interactions (LMI), which can fundamentally be enhanced in two ways: (a) via increasing the optical density of states, and (b) increasing the field density overlapping with the active material. The latter is deployed, for instance, in the field of plasmonics and metal optics.
A plasmonic interconnect utilizing surface plasmon polaritons (SSP) allows for diffraction-limited optical modes and high field densities. This enables addressing the footprint challenge of photonics by providing enhanced LMIs that allow the desired functionality (e.g. modulation, signal switching, etc.) to be realized within a (sub) wavelength-scale device footprint. Nonetheless, plasmonic interconnects are only suitable for short-distance communication purposes since its maximum propagation length is limited to tens microns due to the ohmic loss of the plasmonic coherent electron oscillations at telecom frequencies.
Here, we propose hybridizing photonics with plasmonic interconnects, investigate their latency and power requirements and compare them to pure photonic or plasmonic link performances. In particular, we replace the photonic ring-based modulator and laser with plasmonic devices, and use low-loss photonic/plasmonic couplers to convert between the photonic and plasmonic regimes. Lastly, we find that these hybrid interconnects provide low latency (8 ps), low energy consumption (<10 fJ/bit) and reasonably long-range transmission (3-dB loss length > 10 4 m) interconnects.
Performance
With communication networks-on-chip (NoC) in mind, the network's performance is inherently relying on the characteristics of its building blocks, namely its interconnect links. Here we investigate the performances of the hybrid, plasmonic, and photonic technologies at the link (i.e. point-to-point) level with respect to latency and energy efficiency.
Point-to-Point Latency
The point-to-point latency is defined as the time of propagation that a single bit needs to travel from the light source across the link to finally be detected by the photoreceiver and amplified. Thus, latency can be estimated by summing up each device's individual latency. The light source (e.g. laser) is considered on-chip and is kept ON at all times during operation hence the delay can be neglected. For all three link options the electrical components such as device drivers and amplifiers we assume specifications based on the 22 nm technology node [6] . The delays for the photonic link devices are used from Ref. [7] , whereas the waveguide delay was estimated based on eigenmode simulations since it depends on the waveguide's structural shape and material composition. For consistency and comparability, the similar waveguide cross-sectional shapes were used for the waveguides investigated. The delay for the plasmonic modulator and detector were taken from Ref. [8] and Ref. [9] , respectively, whereas the short propagation length of plasmonic waveguide requires signal repetition about every 40 micrometers. For the proposed hybrid interconnects, our main aim is to reduce the link latency by using ultra-fast active devices provided by plasmonics, while maintaining chip-size long-range propagation via low-loss photonic waveguides such as found in silicon-on-insulator (SOI) platforms. Instead of using conventional photonic ring-based modulators, a wavelength-scale plasmonic modulator with related couplers are used to achieve both fast operation and low energy consumption [10] . It is interesting to note that when the link loss is reasonably low, new source technologies can be considered which only require tens of micro watts of optical power such as found in nano-cavity plasmon lasers [11] . Comparing the point-to-point latency of the three different interconnects versus link length shows that the plasmonics can indeed outperform pure photonics links due to its higher LMI and smaller footprint in the short propagation length limit (Fig. 1a) . However the delay for plasmonic link grows when signal recycling by repeaters are required, thus limiting the use of these links to local communication. The hybrid link is able to provide the lowest point-to-point latency basically for both local range (due to high LMI and sub-wavelength-scale footprint) and chip-size (due to long-range propagation with low attenuation loss) communications.
Figure 1. Comparison of point-to-point latency a) and energy per bit b) versus link length for various interconnect types. The delay for the photonic and hybrid links is dominated by both the device and the waveguide propagation for short link lengths, and by the waveguide only for long propagation distances. The plasmonic link limitation grows significantly due to repetition. In contrast, the photonic and hybrid links allow for a flat energy profile due to the use of low loss SOI waveguides.

Energy Consumption
The NoC and link energy efficiencies are important for both internal and external considerations; internally it connects integration density with temperature budgets and tuning overhead, while externally it could relate to overall power consumption and battery life. An alternative method to increase the link bandwidth is to deployed multiplexing schemes, however, this comes with a cost on the power budget. While the power consumption of the source has been included in roadmapping, it has been usually excluded in the literature since it is regarded an off-chip device [4, 7, 12] . Here we argue that the laser power should also be part of the entire link estimation, which can be calculated from the sensitivity of the detector, the power loss of the entire propagation path, and the energy cost of the electrical components. Comparing the energy consumption of the three interconnects reveals a significant reduction in power consumption for the hybrid link mainly originating from the ultra-compact (low capacitance) modulator and its low insertion loss (Fig. 1) [10] . With a similar curve shape, the energy cost of the photonic link can also be regarded as length independent, but with a large initial value caused by its significant ring-based modulator. A major limitation of the photonic link is the high energy consumption rather than its latency, in particular for short link lengths. This is evident by the large energy consumption cross-point between the photonic and plasmonic links (around 10 3 microns) (Fig. 1b) , which is 2-orders of magnitude larger compared to the respective latency cross point (Fig. 1a) . However, the plasmonic link can provide better performance by sacrificing transmission distance, whereas the hybrid link is able to outperform the two other links in both metrics.
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Chip Level Crosstalk
While the performance characteristics delay and energy consumption are important to understand the links intrinsic features, crosstalk is a characteristic relating more directly to the NoC architecture. The crosstalk is defined as the energy leakage (< 25%) from one waveguide to its adjacent neighbor and quantified by the coupling length of two waveguides [12] . Here, we deploy an eigenmode solver to obtain the propagation speed based on the effective mode index for both the photonic and plasmonic waveguide (Table 1) . Below a waveguide diameter of 200 nm, there are no results for SOI Interconnects since the mode is cut off, proving again that plasmonic interconnects are more suitable for local intra chip communication. However, for long distance communication, such as inter chip, the maximum coupling length of photonic and hybrid interconnects increases rapidly with waveguide size and the inter-waveguide spacing (gap). This shows a tradeoff between on-chip footprint and the signal propagation range. 
Conclusion
In conclusion, hybridizing photonic with plasmonics interconnects within a point-to-point link shows significantly improved performances relative to that of pure photonics or plasmonics links; while plasmonics links are limited by their high optical losses, photonic links are bound by high power consumption due to overheads in modulation and the source. Moreover, the low crosstalk of hybrid interconnects enables dense integration schemes leading to high bandwidth density and area efficiency. These encouraging results can be used when redesigning future NoCs architectures.
